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Abstract -We report on the demonstration and investigation of Ta2O5 as high-κ dielectric for InAlN/GaN-MOS HEMT-on-Si. Ta2O5 of thickness 24 nm and dielectric constant ~ 30 was sputter deposited on InAlN/GaN HEMT and was investigated for different post deposition anneal conditions (PDA). The gate leakage was 16nA/mm at -15 V which was ~ 5 orders of magnitude lower compared to reference HEMT. The 2-dimensional electron gas (2DEG) density was found to vary with annealing temperature suggesting the presence of net charge at the Ta2O5/InAlN interface. Dispersion in the capacitance-voltage (C-V) characteristics was used to estimate the frequencydependent interface charge while energy band diagrams under flat band conditions were investigated to estimate fixed charge. The optimum anneal condition was found to be 500° C which has resulted into a flat band voltage spread (VFB) of 0.4 V and interface fix charge (Qf) of 3.98×10 13 cm -2 . XPS (X-ray photoelectron spectroscopy) spectra of as deposited and annealed Ta2O5 film were analyzed for Ta and O compositions in the film. The sample annealed at 500° C has shown Ta:O ratio of 0.41.XRD (X-ray diffraction) analysis was done to check the evolution of poly-crystallization of the Ta2O5 film at higher annealing temperatures.  Index Terms-2-dimensional electron gas (2DEG), High Electron Mobility Transistor (HEMT), Ta2O5, High k, capacitance voltage (C-V)
I. INTRODUCTION
II-Nitride HEMTs have been investigated for over two decades for their high frequency and high power applications [1] . There is an increasing market penetration of GaN HEMTs for power amplification and power conversion applications including those in mobile base stations, SATCOM/TV, radars, converters/inverters for a wide range of power systems and motor drives. Although AlGaN/GaN HEMTs with 20-30 nm barrier are more widely studied devices including the ones used in the commercial sector, InAlN/GaN and AlN/GaN HEMTs offer several advantages such as very high 2DEG density leading to higher current and ultra-thin barrier leading to higher transconductance (gm) and ft [2] higher gate leakage current which necessitates the use of a gate dielectric at the expense of gm. Lattice matched [7] In0.17Al0.83N/GaN grown on GaN is relatively stress free. High κ dielectric materials such as Al2O3, HfO2 etc were used to reduce the leakage keeping the thickness as low as possible. High power switching applications necessitates very low leakage current and hence use of thicker dielectric with very high-k such as Ta2O5 (ϵ = 20 to 50) [8] can offer a significant advantage. Although Ta2O5 as gate dielectric has been reported AlN/GaN HEMTs [9] , Ta2O5/InAlN/GaN HEMT is not yet reported. In this letter, we report on the fabrication and characterization of Ta2O5/InAlN/GaN MOS-HEMT with ION/IOFF ratio >10 8 and investigate the Ta2O5/InAlN interface through C-V and band diagram analysis. The material properties of as-deposited and annealed film were investigated using XPS and XRD. Fig. 1 (B) shows the epi-stack with the schematic of HEMT and MOS-HEMT used in this work. The growth details of the epi-stack is published elsewhere [10] . Four samples (three for MOS-HEMT and one for reference HEMT) were co-processed for this study. Device fabrication started with e-beam evaporation of Ti/Al/Ni/Au for sourcedrain Ohmic contacts followed by lift-off. Rapid thermal anneal was done for 30 s at 850° C in N2 ambient. Samples were mesa etched using Cl2-BCl3 RIE chemistry. Low power O2 plasma for 20 s, NH4OH dip for 5 min and HF-HCl dip for 30 s were used to clean the sample surface before depositing the Ta2O5 oxide. 24 nm of Ta2O5 were sputter deposited on the samples at room temperature. The three samples with Ta2O5 as gate dielectric were subjected to three different post deposition anneal (PDA) conditions of 500° C, 600° C and 700° C for 1 min, in forming gas (FGA). Ni/Au metal was evaporated for gate and all the samples (MOS-HEMT and HEMT) were Nath Member IEEE I subjected to a post metal anneal (PMA) in forming gas ambiance at 400° C for 5 min. Source-drain contacts were exposed by selectively etching Ta2O5 in buffered hydrofluoric (BHF) acid solution. The gate length for transistors was 3 µm while the gate-source and gate-drain spacing were 3 µm and 15 µm respectively. Capacitance voltage (C-V) characteristics were measured on circular Schottky C-V pads ( Fig. 1 (C) ) of radius 90 m.
II. EXPERIMENTAL DETAILS

III. RESULTS AND DISCUSSIONS
DC current voltage (I-V) and C-V measurements were performed to characterize the Ta2O5 as a dielectric for MOS-HEMT. From transfer length measurements for the sample without oxide, contact resistance (RC) and sheet resistance (RSH) were found to be 0.35 Ω-mm and 241 ohm/ respectively. Gate drain leakage was found to be relatively high ~ 2.6 mA/mm (VG=-15 V) for the control sample (without oxide) ( Fig. 2 ) which is expected of thinner barrier HEMTs. It can be seen from Fig. 2 that the use of Ta2O5 as gate dielectric led to a reduction of the gate leakage by 5 orders of magnitude (2.6 mA/mm to 16nA/mm, at 15 V) for PDA conditions 500° C and 600° C. High temperature anneal results in poly crystallization of Ta2O5 film and the main reason behind increased gate leakage compared to 500° C annealed samples. The poly-crystallization of Ta2O5 at higher annealing temperatures has been confirmed using XRD which is discussed later. The grain boundaries in the polycrystalline film serve as current leakage path [11] . The devices were further analyzed for DC steady state current characteristics. Transfer characteristic (ID-VGS) and output characteristics (ID-VDS) are shown in the Fig. 3 and Fig.  4 respectively. The zero-bias saturation current (for VD>Vknee and VG=0 V) was found to be between 500-700 mA/mm while the pinch-off was found to be between -6 to -11 V for all the samples indicating a variation of 2DEG density with PDA conditions. Different annealing conditions results in different interface-states/charges at oxide-nitride interface [12] which leads to modification of net 2DEG of the device. The shift in the pinch-off voltage towards more (less) negative voltage is a result of net decrease (increase) of negative charges at the Ta2O5/InAlN interface (Fig. 3) . Sample with PDA condition of 500° C exhibited the highest On/Off ratio > 10 7 with a VTH of -9.7 V which is comparable to those reported for MOS-HEMTs elsewhere [13] [14] . Due to variation in VTH of the devices, ION/IOFF ratios were calculated using ID-VDS characteristics (Fig. 4) at gate voltage overdrive (Vg-VTH) of 6 V and the ION/IOFF ratios were > 10 7 , 10 5 and 10 6 for the samples annealed at 500° C, 600° C, and 700° C respectively. Capacitance voltage (C-V) characteristics of MOS HEMTs and HEMT are shown in Fig. 5 and inset to the Fig. 5 respectively. These measurements were performed on circular Schottky pads. VTH variation in C-V was observed for the samples analogous to that observed for IDS-VGS. Parameters summarizing the C-V results for both HEMT and MOS-HEMT are listed Table I . The zero-bias capacitance (CT) of MOS-HEMT can be expressed as: CT=(COxCBarr)/(COx+CBarr), where, COx and CBarr are capacitances related to Ta2O5 and InAlN respectively. Using the zero-bias capacitance of HEMT (617 nF/cm 2 ) and the net barrier thickness (11 nm, InAlN+AlN), the relative dielectric constant (ϵ=7.65) of the InAlN barrier was calculated. Then, the ϵ of Ta2O5 was estimated using MOS-HEMT and HEMT zero bias capacitances and the estimated values are listed in the Table I . Some uncertainty in the determination of dielectric constant creeps in due to possible errors in the estimation of thicknesses of both InAlN barrier and Ta2O5 (growth and deposition related un uniformity). However, no significant change (~ ± 0.5 nm) in oxide thickness of the Ta2O5 on Si (calibration sample) has been observed after post annealing. The calculated threshold voltage (VTH=qns/CT, ns (=2.2x10 13 
cm
-2 ) is 2DEG density and CT is total capacitance considering oxide (Ta2O5=24 nm) and barrier contributions (InAlN=11nm) for MOS HEMT are tabulated in Table 1 . This calculated VTH for MOS-HEMT was found to be not in agreement with the experimental VTH (x-axis intercept of the slope line drawn on C-V data) observations. The deviation of experimental VTH from calculated VTH suggests the presence/modulation of charges at Ta2O5/InAlN interface under different annealing conditions. Figure 6 shows the schematic band diagram of MOS-HEMT in the pinch-off condition with the polarization charge (Q) and fix-charge (Qf) shown as inset. Here, the fixed charge at the Ta2O5/InAlN interface was estimated using the polarization charge, band offset values and Schottky barrier height of metal oxide junction. The spontaneous polarization charge [15] [17] respectively. The conduction band offset considered at InAlN/GaN interface was 0.46 eV [18] . Schottky barrier height () of 0.72 eV [19] was used for Ni/Ta2O5 interface and for UID GaN (110 16 ) the estimated value of EC-EF was 0.14 eV. The expression of flat band voltage for Fig. 6 can be written by the following equation (1) 
where, Using the above equations (1-3), the fixed charges (Qf) at the InAlN/Ta2O5 interface for the three samples were estimated as shown in Table I . The fixed charge estimated for the sample (PDA 500° C) was 3.9810 13 cm -2 which compares well with that reported elsewhere (1-610 13 cm -2 ) [20] [21] [22] for Al2O3/AlN, Al2O3/GaN and SiNx/InAlN. The increase in 2DEG density with increase in the positive interface charge has also been reported previously [21] . The PDA condition dependent fixed charges at Ta2O5/InAlN interface were calculated by considering constant conduction band offset at this interface. However, the dipole formation at the interfaces in the presence of fixed charges can change the band offsets [23] . Different characterization techniques would need to be investigated to estimate the band offset variations with charges. Two step C-V characteristics have been widely used to characterize dielectric/barrier and barrier/channel interfaces of MOS HEMTs. Using the conductance method, the G/ versus frequency characteristics near VTH and near second slope in C-V (for VG>0 V) were used to estimate the trap densities at barrier/channel and dielectric/barrier interfaces respectively [24] [25] [26] . The band alignment between widely reported barrier (Al0.25Ga0.75N) and dielectrics (Al2O3, SiO2, HfO2) supports the electron blocking at dielectric/barrier interface. In forward bias condition (VG>0 V), the electrons get transferred from barrier/channel interface to the dielectric/barrier interface. These electrons neutralize the donor traps and make the acceptor type traps negatively charged as a result the second slope in C-V is observed for VG > 0 V [24] . Here in this case, the band alignment (Fig. 6 ) of Ta2O5/InAlN doesn't support electron blocking for positive gate bias due to this reason the conventional conductance method was not employed for trap characterization. As the conduction band offset of Ta2O5/InAlN does not support electron blocking at this interface, Al2O3/Ta2O5 stack on InAlN may be employed to block electrons and the Ta2O5/InAlN interface can be characterized using the conventional conductance method. Due to these restrictions, C-V measurements (Fig. 5) at various frequencies and the spread in C-V characteristics should be employed for characterizing frequency dependent properties of dielectric and interfaces. The HEMT C-V characteristics show very less spread (difference of flat band voltages (VFB) at 10 kHz and 1 MHz was 0.15 V). This negligible spread in C-V characteristics (Fig.5) is an indication of good interface between InAlN barrier and GaN channel. The relatively higher spread in frequency-dependent capacitances of MOS-HEMTs could be attributed to the interface state present at Ta2O5/InAlN interface or in Ta2O5. A measure of spread in C-V characteristics can be defined as the difference in flat band voltages at 10 kHz and 1 MHz. This flat band voltage difference (VFB) for MOS HEMT and HEMT is shown in Table I . VFB varies from 0.15 V to 0.8 V for HEMT and MOS HEMT (PDA 700° C) respectively. The least value of VFB observed for MOS HEMT (PDA 500° C) was 0.4 V. The absence of any Bragg reflection in the as-deposited film confirms its amorphous nature. When Ta2O5 films were subjected to rapid thermal annealing in forming gas at 500° C, 600° C, 700° C for 1 min, 2 scans started to show humps at 2 positions of 28° and 35° ( Fig. 7 (B, C, D) ). Similar results have been observed in extended X-ray absorption florescence spectroscopic (EXAFS) studies [27] . In-order to confirm that Ta2O5 films were in process of crystallization, one sample was annealed at 700 • C for 10 mins (the 2 scan is shown Fig.  7(E) ). The Bragg reflections from the planes can be indexed as (003), (200), (203), (006), (220) of α-Ta2O5 (hexagonal) (PDF-00-018-1304). The poly crystallization of Ta2O5 films was confirmed by XRD for the samples annealed at higher temperatures (~700° C) and it is in agreement with previous report [28] . Figure 8 shows the XPS spectrum of O (1s) and Ta (4f) for different anneal conditions. The XPS spectra was calibrated using C 1s peak position (284.6 eV). The thickness of the Ta2O5 film used for XPS was 9 nm. Ta-O binding energy of Ta2O5 is characterized by the doublets (peaks corresponding to 4f5/2 and 4f7/2) observed in the Ta 4f spectra and these peaks have a separation of 1.89 eV [29] . The peak of XPS spectra shifts by ~0.47 eV (towards higher binding energy) for 500° C annealed sample compared to as-deposited sample. The peak shifts were 0.35 eV and 0.40 eV for 600° C and 700 °C annealed samples respectively. The shift of the peaks with different anneal conditions were used to quantify the Ta2O5, a fully oxidized film corresponds to higher binding energy peak and a partial oxidation corresponds to lower binding energy [30] . The Ta2O5 film was further analyzed for atomic compositions of Ta and O by analyzing the Ta and O spectra. The ratio of Ta:O in Ta2O5 is 0.4 (2/5) for the ideal film and this ratio was found to be 0.64 for as deposited film. After the FGA, the ratio has changed to 0.41, 0.43 and 0.52 for 500° C, 600° C and 700° C annealed samples respectively. 500° C annealing condition has resulted in better stochiometric film (close to ideal Ta:O ratio) while 600° C and 700° C annealed films have become oxygen deficient (Ta rich). XPS spectra of Ta was dominated with Ta 5+ state in all the samples [31] [32].
The O (1s) spectra were mostly clean for all the samples with surface contamination signatures (~532 eV) [31] .
IV. CONCLUSIONS
We have demonstrated Ta2O5/InAlN/GaN MOS HEMT on Si. The dielectric constant of Ta2O5 was found to be ~30. Different anneal conditions were found to affect the net 2DEG density. Under different PDA conditions, fix charge at Ta2O5/InAlN interface and VFB were estimated. The measure of spread in C-V, VFB was found least for 500° C PDA sample. XPS spectra of the Ta2O5 film suggest the improvement in oxide quality for 500° C annealing and with higher annealing temperatures (600° C and 700° C) the oxide quality deteriorates. Annealing at higher temperature leads to poly crystallization of Ta2O5 as a result gate leakage current increases. The results presented here show the promise of using Ta2O5 as a very high κ dielectric with dielectric/nitride interface of comparable quality to most of the reported dielectric/nitride interfaces. However, quantitative trap densities estimation and XPS analysis of Ta2O5/InAlN (Nitride) interface needs to be done to establish Ta2O5 as an alternative high κ dielectric for nitride HEMTs.
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